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SECTION I
 
INTRODUCTION AND FUNCTIONAL DESCRIPTION
 
The Fine Sun Sensor-Signal Conditioner (FSS-SC) was
 
developed by the Government Electronics Division of Motorola,
 
Inc., Scottsdale, Arizona, for the Marshall Space Flight
 
Center in Huntsville, Alabama, under Contract NAS8-30033.
 
The contract was awarded June 27, 1968 and design efforts
 
were initiated immediately on the logic, power converter,
 
and packaging of the system. The FSS-SC is a portion of
 
the experiment pointing electronics of the Apollo Telescope
 
Mount for the Apollo Applications Program. Its purpose is
 
to furnish a remote indication of positioning of the Fine
 
Sun Sensor to the spacecraft computer. The Signal Conditioner
 
receives optically generated wedge offset signals from the
 
Fine Sun Sensor. These signals are pitch and yaw axis
 
positioning information along with a "zero pulse" input
 
which initializes a Signal Conditioner Counter in synchronism
 
with the Fine Sun Sensor. Since pitch and yaw circuitry is
 
identical, the following functional description is representati
 
of both channels.
 
Two sine-cosine related wedge input pulse trains are
 
received from the Fine Sun Sensor. Each pulse transition equa,
 
1.25 arc seconds of position change. Input signal character­
istics are shown below. 
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Source Impedance 100 ohms 
Load Impedance 1000 ohms min. 
High Level (No Load) 5 ± 1.5 V 
Low Level (No Load) -3 ± 1.5 V 
Noise 300 my p-p Max. 
Input buffer circuitry consists of a monolithic operational
 
amplifier and its associated discrete components. Positive
 
feedback was selected to provide input hysteresis for noise
 
immunity. A positive going transition is detected at approx­
imately +1 volt and a negative going transition at approximate
 
-1 volt. Output of the buffer amplifier is the 0.0 VDC and
 
+5.0 VDC logic levels required by logic circuitry in the
 
Signal Conditioner. By sensing the input signals for the
 
leading pulse train the up-down logic determines if the counte
 
should be incremented or decremented. The transitions are
 
then counted by the up-down counter and set into the shift
 
register for storage. Position data is available to the
 
computer on demand.
 
A worst Case Analysis of the logic design is included as
 
Appendix A of this report. To attain the desired reliability
 
the FSS-SC includes a standby redundant sub-system. Selection
 
is by astronaut control via an external switch. With re­
dundancy the system contains foui identical logic assemblies, 
plus normal and redundant power supplies. Figure #3 on page 1 
is a block diagram of the system. 
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The power supply for the signal conditioner is a 
blocking oscillator dc to dc converter configuration. 
This type of supply has been used by Motorola on several 
spacecraft systems. It results in a small and highly 
efficient converter for applications requiring the low 
voltage, high current outputs needed for integrated circuits. 
The Signal Conditioner power converter supplies a 1.2 watt
 
load at 60% efficiency. Regulation is better than 5% under
 
all combinations of line voltage, load and temperature.
 
The blocking oscillator supplies the charging current to
 
an L-C filter for each output voltage. Feedback from an
 
isolated winding on the transformer controls the oscillator
 
duty cycle thus regulating the output voltage. The L-C
 
filters function as energy storage elements and supply system
 
power during the oscillator off-time. Nominal operating
 
frequency of the oscillator is 100 KHz. The worst case
 
analysis of the power converter is included as Appendix B
 
of this report.
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SECTION II
 
MECHANICAL CONFIGURATION
 
The packaging concept utilized on this program is
 
similar to that implemented successfully on earlier space
 
programs at Motorola.
 
The power supply is fabricated on an "H Frame" chassis
 
machined from 6061 aluminum alloy stock. The normal supply
 
is on one side of the "H Frame" and an identical redundant
 
supply is on the opposite side. Most discrete parts are
 
mounted on PC boards. The power transistors and power trans­
formers for the supplies are mounted to the wall of the chassi!
 
for efficient heat-transfer. All external electrical con­
nections to the power supplies are made via feed-thru capaci­
tors and primary power is supplied through RFI filters.
 
Pitch and yaw axis logic circuitry is identical. The 
standby redundancy results in four identical logic module 
subassemblls. The logic subassemblies are of sandwich 
construction consisting of two double sided printed circuit 
boards to which flat pack type integrated circuits and 
necessary discrete components are mounted. The two boards 
of a sandwich are assembled with components facing inward 
toward a heat shunt plate. External electrical conncotlaons 
to the sandwich are made via Amphenol PC board connectors. 
Sandwiches are potted with Sylgaxd-182 and spacers are ubed 
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at tie-bolt locations in the corners to maintain proper
 
spacing between boards and the heat shunt plate.
 
Two logic sandwich subassemblies are secured to each
 
side of the power supply by four tie-bolts. This assembly
 
is then secured to the top case cover by screws into each
 
of the sandwich heat shunt plates as well as into the power
 
supply chassis. Figure #1 shows the assembly at this level.
 
Interconnections within the signal conditioner between the
 
logic module subassemblies, the power supplies, and the
 
external connectors are made with No. 24 AWG silver alloy
 
wire. Primary power and normal/redundant control wires to
 
the external connectors are shielded.
 
All external connections to the signal conditioner
 
are made through four crimp type bayonet connectors. The
 
two piece external housing is made of 6061 aluminum alloy
 
stock and is secured by screws at the horizontal center line.
 
Internal subassemblies are mounted to the top of the housing
 
by screws to insure maximum heat transfer through this sur­
face. Reinforcing ribs on the top surface serve to improve
 
both thermal and vibration characteristics. The overall
 
mechanical configuration of the completed assembly is as
 
follows-
Length .......... Not more than 6.53 inches 
Width ........... Not more than 6.53 inches 
Height .......... Not more than 4.85 inches
 
Weight .......... Not more than 7.5 lbs. (7.2 lbs. typical
 
m~~~~..... m a mm a  
I 7
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Figure #2 shows the final configuration of the Fine Sun
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Sensor Signal Conditioner.
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SECTION III
 
PRINCIPAL FABRICATION PROBLEMS
 
Early in the fabrication effort extensive testing was
 
performed regarding component mounting to printed circuit
 
boards. The tests were patterned from procedures recommended
 
by Ray Van Orden in NASA TMX-53731. Printed circuit boards
 
to simulate those used in the power supplies were used for
 
this test. Appendix C contains a copy of the procedures and
 
results of the test as conducted by the Production Engineering
 
Department. Components on printed boards of the flight system
 
power supplies were mounted according to the recommendations
 
outlined in this report.
 
Operational problems were experienced at MSFC on the
 
Prototype Signal Conditioner die to the method of switching
 
redundant Sun Sensors in the spacecraft. As a result Motorola
 
was directed to change shield terminations of interface
 
signals. Additional interface noise problems on the prototype
 
system resulted in a customer directive to add capacitors
 
between signal and normal grounds of the power supplies.
 
During fabrication of the flight systems MSFC dihcovered
 
that the interface connectors they supplied Motorola did not
 
meet the Apollo Telescope Mount program outgassing requirements.
 
Some fabrication delay was experienced as it was necessary
 
to return these connectors to MSFC for a 72 hour high temp­
erature vacuum bake.
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II
 
During initial testing of the first flight system
 
noise was found to be triggering the monostable multi­
vibrators used for internal system timing. The problem was
 
resolved by adding Vcc decoupling capacitors to driving
 
gates.
 
A mechanical failure was encountered during vibration
 
Qualification Testing. Bosses used to secure the logic
 
sandwich and power supply subassembly to the lower housing
 
broke loose during this test. A detailed analysis of the
 
problem was performed by the Mechanical Engineering Department.
 
The bosses were removed from the housing as a result of this
 
analysis. See Appendix D for a copy of this report. It is
 
recommended that vibration testing be performed on prototype
 
units in future programs to avoid problems of this type
 
during fabrication of flight hardware.
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SPACE SYSTBWS LABORATORY 
TFCIPICAL MhMORADUM NO. ADS - 23 
26 September 1968 
I Project 3511 
ABSTRACT , 
This technical memorandum,presents a worst case analysis of the 
logic function portion of the Fine Sun Sensor - Signal Conditioner, 
(FSS - SC). Included are analyses for all circuits, critical timing 
functions, logic and error allocation.
 
I 
"FSS- SC LOGIC FUNCTION WORSJ CASE ANALYSIS" 
By: E. Davis 
1.0 INTRODUCTION 
This technical memorandum fulfills the requirement for a worst case 
analysis of the logical function design of the Fine Sun Sensor Signal 
Conditioner (FSS-SC). A worst case design analysis of the input buffer 
circuit is included which covers such items as threshold limits, trigger 
margins, and maximum signal ratings. Also included in the analysis are 
an error allocation and definition study of triggering levels on the input 
signal, an internal timing margin study, and comments on worst case logic 
design.
 
2.0 INPUT BUFFER DESIGN ANALYSIS 
2.1 Only one discrete component circuit is used in the FSS-5C; specifi­
cally, the inout buffer circuit. This circuit is used to condition the A,B,
 
and C channel wedge offset input signals for use by the logic in the FSS-SC.
 
The circuit is essentially a linear I/C amplifier in a Schmitt Trigger feed­
back operating mode.
 
2.2 The schematic diagram of the input buffer is presented in Figure 1.
 
A summary of the circuit parameters and component variations is presented in
 
Table 1. The input waveform characteristics are shown in Figure 2. The out­
put is required to be compatible with standard TTL circuits; specifically, 
the logic "I" level shall be greater than +2.4 volts and the logic "0" level 
shall be in the range -0.7 to *0.7 volts. 
-1­5 
Vi V2 
+V Il/C Load 
I 
F£quiv. 
Ri R3 R5 ! 
VN 
R2 Al 
Vo 
Figure 1: INPUT BUUFI R CIRCUIT. 
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Param.ter/ 
Component Nominal 
 Maximum Ninimum 
VIN (High) +5.0volts +6.5 volts +h.5 volts 
VIN (Low) -3.0 volts 4.5 volts -1.5 volts 
+VoC +5.0 volts +5.3 volts +4.7 volts 
-Vc -5.0 volts -5.3 volts -4.7 volts 
Vo (1i1h) +h.4 volts +4.8 volts +4.0 volts 
VO* (Low) -3.6 volts -4.0 volts -3.2 volts 
RI" 383 ohms 398 ohms 368 ohms
 
R2** 1000 ohms 1040 ohms 960 ohms
 
R3, Rt4** 28.7K ohms 29.9K ohms 27.5K ohms 
R5** 162K ohms 169K ohms 155K ohms
 
R6** 
 2370 ohms 2465 ohms 2275 ohms
 
AVOL of Al 105 db 108 db 92 db
 
1.'orAl --- 360 na 50 na 
V of A --- +V-­
*Includes +0.1 volt parametric variation and +0.3 volt power supply 
variation. 
**Including temperature effect, life, loading and initial offset, the 
total variation is +4.(g. 
TABLE I: CIRCUIT PAIRAM TER AND COMPOUNNT VARIATION DATA
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5.0 + 1.5 volts 
Range+VTR ofI 
30 volts Range of
 
I I VT 
. -3.0+ 1.5 
0.5 I volt8
 
I I arc-see 1 | 
FIGURE 2: TYPICAL INPUT SIGNAL CHARACTEHISTICS 
SHOWING TRIGGER POINTS (VTR) 
2.3 The prime consideration in the verification of the performance of
 
the input buffer circuit is to establish the worst case threshold point and
 
the resulting mar in in the trigger mechanism.
 
From the schematic, it is noted that V, may be expressed as:
 
V =. VIN R2/(R2 + I), 
neglecting any contribution from V2 through R3 (max. error of 0.5%). The 
threshold voltage of the amplifier at point Vl will be considered the circuit 
threshold, VCT. This is determined by the voltage, V2, threshold that causes 
a change of state in the output level; specifically, V2 - -Vo/AVOL - h.ov/50,000 
Z +i mv. 
2.3.1 Maximum and minimum values that may occur at Vl are easily determined
 
from the expressions: 
VI =VIN- R.
_ ___I2 J1 and 
1 -4 ­
Substitution of the appropriate values from Table 1 yields the following: 
Maximum Vl +4.80 volts andl-3.321volts
 
Minimum VI +2-48 volts andl-l.O61volts
 
for positive and negative inputs.
 
2.3.2 If the circuit of Figure 3 is considered, it is noted that maximum 
and minimum vnlues of VCT may be determined from the expression:
I.CT V1 (at threshold) = o - lIIN R3 
___
R3  Oei R5thresholdV1 
Z 0 at 
00 
(VCT) -v 
Ampl Input
 
IIN 
FIGURE 3: A4PLIFIER DRIVE INPI7 CIRCUIT. 
Worst case values for VCT are expressed as:
 
Vo- INliv r3 and 
U f Vo ] 13 
V 

£R 
-T 
L INj 
Subntitution of the anpropriate values from Table 1 into the above expression 
yields the following: 
MPximum VCT w +0.925 and -0.772 volts
 
nnd Minimum VCT = +0.640 Pnd -C.586 volts,
 
for positive and negative threshold. 
2.3.3 The input threshold margin is defined as: 
I V . -_ TM, 1 CT
 
Using the results of 2.3.1 and 2.3.2, it is noted that the following thresh­
old margin exists: 
1.55 volts for positive threshold
 
and 0.29 volts for negative threshold.
 
2.A A specified maximum input level of +Vcc exists for the operational 
amplifier used in the input buffer circuit, .here VCC refers to the power
 
supply voltage. In section 2.3.1, it is noted that V 
is h.8 volts and repre­
sents the only questionable input level condition. 
Referring to Figure 3, the maximum value of V2 for VT - h.8 volts is deter­
mined using Rg, Ra, IIN and Vo. The resulting value of " is found to be +h.68 
volts using standard circuit equations and the values of Table 1. Since the 
specified input voltage limit is +4.7 volts, the extreme worst case condition
 
is below any maximum input rating. 
3.0 antOR ANALYSIS 
A typical representation of an input signal pulse is presented in 
Figure 2. The 50% point of the slopes of this wave form are defined as to the 
1.25 aro-sec incremental point in the FSS-SC input data. Any variation from 
this point on the waveform to the actual circuit threshold represents an effective
 
error or "jitter" in the precision of the FSS-SC output data number,
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3.1 
This error nnalysis shall predict initial offset error and error "Jitter" 
under worst case signal and circuit parameter variations.
 
3.2 In section 2.3.2, the threshold voltage, VCT, was found to vary in 
the worst case as follows: 
= 
Maximum VCT +0.93 and -0.77 volts,
 
and Minimum VCT . +0.64 and -0.59 volts. 
The corresponding limits for V at threshold may be determined by the 
expressions-
VV-TINU[l- Rland 
Ht2
 
The resulting ranges in VIN at threshold are +0.87 to +1.30 ,olts and -0.80 
to -1.10 volts. 
3.3 As noted inFigure 2, the transition time of the input signal is of
 
duration assumed transition varies0.5 arc-second and is linear. The voltage 
from 5.0 volts under minimum signal conditions to 11.0 volts under maximum 
signal conditions, resulting in a slope of 0.1 arc-sec/volt to 0.0454 arc-see/ 
volts for the signal transition. The error offset may be defined ass 
Error - (VIN - V50 %) (Transition Slope) 
at threshold. The nominal incremental point VS0 is 1.0 volts under both
 
signal conditions. For the threshold ranges calculated in section 3.2, the
 
positive edge count error ranges from -0.013 arc-sec to +0.030 are-sec. 
Similarly, the negative edge count error ranges from +0.18 arc-see to +0.21 
Note that the worst case error occurs under minimum signal conditions.arc-sec. 
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3.h In section 3.3, the positive and negative extremes of the input 
levels were assumed to track in their vsriation. If the rather improbable
 
condition should occur in which one level goes to a maximum, and the other
 
to a minimum, the V5j point will shift by +1.5 volts. This represents an
 
additional +0.15 arc-see of worst case error that must be appropriately
 
included in the results of section 3.3
 
h.0 	 TNTERNAL ThIT1G STUDY 
Monostable multivibrators are used in two critical functions in the FSS-SC. 
One application is to generate a clock delay that allows a setup time in the 
up-down logic prior to the counter clock transition to a positive (logic "l') 
level. The second application is in the masking of the interrogate enable 
signal that blocks data transfer into the shift register until a count has 
had sufficient time to stabilize. 
4.1 The clock delay monostable output is nominally set to 1.0 micro­
seconds. The worst case minimum for voltage, temperature and life variations 
is 	 0.800 microseconds. The clock delay must allow steering set-up time for 
the most sipnificant bit of the up-down counter. The steering logic path 
encounters one flip flop and lU gates with an accumulative worst case delay
 
of 740 nanoseconds. The clock logic path encounters two monostable and two 
pAtes with an accumulative nominal delay of 165 nanoseconds. The net delay 
to be mrsked is 575 nanoseconds, resulting in a timing margin of 0.225 micro­
seconds in the worst cnse. 
h.2 The interrogate masking signal is nominally 2.25 microseconds. Th,;
 
worst case minimum for voltage, temperaLure and life variations is 1.800 micro­
seconds. The masking signal logic delay is 100 nanoseconds (one gate and a 
monostable). The cloak to count stabilization and transfer logic delay is
 
through two flip flopssfour gates and the clock pulse width, for an accumu­
lative delay of 12hO nanoseconds. The net required masking interval in 11140 
nanoseconds, resulting in a worst case margin of 0,660 nanoseconds. 
4.3 In the calculations of 4.1 and h.2, the following notes apply:
 
1. 	Worst case monostable variations are + 20 %.
 
2. 	Variation in the various monostables shall track to within
 
+ 5%.
 
3. For stable operation, timing components are external 1% pre­
cision metal film resistors and 2% Corning glass capacitors;
 
rather than the I/C internal components.
 
5.0 LOGIC WORST CASE ANALYSIS 
The logic family used in the logic design of the FSS-SC has been specified
 
under restricted voltage, temperature and interface loading parameter boundaries.
 
If the logic elements are used within these parameter boundaries, the logic 
will function inthe worst case. The supply voltage range is4.7 volts to 5.3 
volts as comp~'red to the suvgested h#5 volts to 5.5 volts rene. The tempern­
ture environment ranaes from -4OC to +740C, whereas the logic family is rated 
from -55 C to +1.25 C. No fan-out rating was exceeded in the logic design.
 
Since the design limitations of the various devices were respected, the logic
 
portion of the FSS-SC will perform under all worst case conditions.
 
6.0 	 SIMARy 
The design of the FSS-SC was reviewed under all environment and operating 
conditions. Operating margin was shown to exist in all critical areas of
 
operation under the worst case limit conditions. 11 is concluded, therefore,
 
that the design of the F.S-SC is sound and will meet all worst case operating
 
requirements.
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TECHNICAL M0MORAN'DUM NO. ADS-21 
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ABSTRACT: 
This TM presents the performance characteristics and circuit analysis 
for the power supply used in the Fine Sun Sensor, Signal Conditioner.
 
ImT L 
I i L ODmom mIOA I 
SUN SENSOR POWER SUPPLY 
By: D. Gieske
 
I. "See 
INTRODUCTION 
This report contains the perfbrmance characteristics and an analysis of 
the major design considerations. The analysis includes the peak flux density 
and power dissipation of the power transformer, power dissipation and drive 
to the power switchinv transistor, and ripple voltage of the tantalum capaci­
tore.I= The remainder of the supply components are conservatively applied as 
can be seen from the power dissipations marked on the schematic. 
1.0 PERFORMANCE CHARACTERISTICS 
1.1 PRM iOWER 
The converter shall meet all requirements, except during transient tests,
 
* when operating with an input voltage of positive 28v + hvdc and with a source 
3impedance of less than 1 ohm. 
1.2 OPERATING TEMPERATURE 
The gonverter shall meet all requirements over the temperature ranpe of -26°C
 
to + 85 0. 
1.3 WARfUP TIME 
I The converter shall meet all requirements 2 minutes after application of B-plus 
I voltage at any temperature specified in 1.2 
1.4 POWER LINE CURRENT RIPPLE 
The feedback ripple on the input power lines shall not exceed 05im peak to
 
peak while operating under nominal load and 28v input.
 
I
 
I
 
* 
-1-
I 
- 1.5 OUTPUT VOLTAGE AND LOADS 
up CurrentOutput Voltage j Typ. I Max. Typ. Power Max, 
+5 170ma 280ma 900Mw lhOOmw 
-5 i 21ma i 2bma i 105mw 120w 
fotal Power I 
Output 1005mw 1520mw 
The +5v power is bnsed on logic power typical and maximum numbers. Therefore 
probability of system requiring 1520mw is small and supply design was based
 
on 1150mw output rower. This power level is considered nominal for supply 
testing conditions. 
1.6 OUTPUT VOLTAGE REGULATION 
1.6.1 Regulation vs. Input Voltage
 
The output voltage shall not vary more than +2%with input voltage variations 
of +28v +4vdc. at 250C and nominal load. 
1.6.2 Regulation vs. Temperature 
The output voltage shall not vary more than :3% over the temperature range of 
-26 0 C to +850 C with +28vdc input and nominal load. 
1.6.3 Regulation vs. Load
 
The output voltage shall not vary more than +5%with load variations of +20E 
from nominal with +28vdc input and at 250C.
 
1.7 ISOLATION 
The converter input terrnin~is, output terminals and case shall be mutually
 
isolated from each other by at least 10 megohms up to lOOvdc.
 
1.8 REVERSE POLARITY 
The converter shall not be damaged by application of reverse polarity to the
 
prime power input terminals.
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1.9 POWER LINE TRANSIENTS
 
The supply shall not be damaged by any of the transient voltages described
 
below:
 
Voltage Duration
 
+50 ilisec
 
+28 350Sec
 
+10 l4Lsec
 
-10 lsec
 
-28 350Vsec
 
-100 5psec
 
Transient repetition rate is a maximum of 10 per second.
 
1.10 EFFICIENCY 
The converter efficiency shall not be less than 60% under any or all of the
 
following conditions: 
1.) Innut Voltage, +2bv to +32v 
2.) Load, +2(% from nominal 
3.) Temnerature, -26 C0to +85°C 
2.0 ANALYSIS
 
2.1 TRANSFORMER
 
2.1.1 Flux Density
 
The maximum flux density the transformer core can handle is 2000 gauss. dith
 
a nominal load and +28v input, the inductance required for l0itIz operation is
 
580h. If this transformer is now operated at maximum power level 1.52 watts 
output and at an efficiency of 65%, the peak input current would be 334ma.
 
Pin =	Pout 1 r<2 2.34w
 
Ef£ 6
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3 
fIN (ave) - Pin = - 83.Sma 
ip - 41ave " (4) (83.5) - 334 ma 
This results in an operating frequency of 74.5 KHz assuming a symetrical duty 
Cycle. 
f - 2E (2)(25), 

a 7.45xlO4Hz
 
- )Mp (F.6x -IL . U xl 
If the input voltage is now changed, the duty cycle will change to compensate 
for it. The time current is flowing in the primary is given by
 
= + Pi +PmL.._
 
2 l22 
EIN ER N = £-
where f is the frequency with 28v applied to the input (7h.5KHz). Thus primary 
current flows for the following durations:
 
32 5.6 tsec 
28 6.7 psec 
24 8.2 pLsec
 
The flux density reached in the transformer core is given by: 
R - EINtl (10)
 
Np AE
 
where NP - primary turns 
AE - effective area of core 
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For the core used, 1811P-A250-3B7, the effective core area is O.133 sq.cm. and 
the trimary turns is 46. Thus, the maximum flux densities at the various input 
voltages with a maximum load are: 
V IN B
 
32 945 gauss
 
28 896 gauss
 
24 815 gauss
 
This results in a worst case flux density of less than one half the allowed
 
value.
 
2.1.2 Power Dissipation
 
The power dissipated in the transformer, due to wire resistancq is 126mw 
when operating with maximum load. This results in a temperature rise of about
 
2.50C in the core. Much less than the allowed 200C.
 
2.2 SWITCHING TRANSISTOR
 
2.2. Power Dissipation
 
The power dissipated in the 2N2880 transistor would be 1.82 watts maximum.
 
This assumes maximum loading and a constant 0.25v VCE saturation voltage. The
 
power dissipation for the different input voltages are:
 
VIN I F t I f Pave Tries 
32 32Oma 5.6xlO'6sec 91,5KHz 1.82W 60C 
28 334ma 5.7xlO-6sec 745KHz 1.75w 5.80C 
24 352ma 8.2x076sec 67KHz 1.65w 5.h5°C 
The expression for the aversae power is:
 
3P a -e VyNIPtif
 
2 
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This does not account for the power dissipated during the switching times, 
but this is small compared to Pave. The Junction temperature rise is based 
on 	a 3.3%C/watt junction to stud thermal resistance. Thus, with maximum 
load and a stud temperature of 850C the junction temperature will be 90°C, 
which is 110C from the maximum operating junction temperature of 200°C. 
2.2.2 Transistor Drive 
The drive current to the switching transistor is supplied by Q3 whose drive
 
is 	 in turn supplied by Qi. The nominal collector current of Q1 is 1.68ma. Under 
worst case conditions this could decrease by 25% to 1.26ma. At the lower temper­
ature encountered, the minimum beta of Q3 would be about 60. Allowing for aging, 
this beta could decrease to 30, thereby limiting Qh drive current to 37.8ma. 
Assuming a 
worst case beta for Q4 of 10 allows the peak current to reach 37&ma,
 
which is more than that required for maximum power and minimum input voltage. 
2.3 	 TANTALUM FOIL CAPACITORS 
Tantalum foil capacitors imnose restrictions as to the rms velure of ripple 
voltaoe that can be impressed across them. 
At 	the lOHz operating rate of the
 
supply, the value of the ripple voltare is reduced to 	the milli volt range. To 
insure proper Peplication of the capacitors, one of two methods may be employed.
 
First application derpting data can be used or the capacitor can be put into the 
circuit end temperature rise measurements taken. The first method is ultra­
conservative, while the second method is realistic. 
-6­
The capacitors are properly used and not overstressed if a temperature rise 
of 150 C is not exceeded during operation. The capacitor with the largest 
ripple voltage in the supply is C8. The temperature rise measured on the body 
of this capacitor was 1.50, only one-tenth the allowed value. Thus, all foil 
capacitors are conservatively applied. 
2.4 GENERAL 
The remaining circuit components are operated at conditions which are all
 
well below their rated values.
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Fr:n: Joe Clyne May 14, 1969 
TO. Ken Eme (7) SUBJECTi Sun Sensor Power SupplyBoards, Thermal Cycling and
 
Component Mounting Techniques* 
co. Pat Armstrong
3 Fred Davis
 
Mike Kalember 
Barney Leneweaver
 
Foster Turner
 
Jim McHenry 
Jim Reid
 
Al Welt
 
Introduction
 
Extensive termperature cycling tests and inspection has been performed 
on power supply board assemblies Ol-PO1002AO01 and O-POI002AO03 for 
Sun Sensor, Project 3511. As suggested by the customer, tests were patterned from procedures recommended by Ray VanOrden In NASA Tmx-53731, 
"Mounting of Components to Printed Wiring Boards". Three power supply
 
board assemblies were tested to verify suitability of component mounting 
and conformal coating practices, Each test board (assembly) was made up 
of one of the two power supply boards, 8h-POI003AOI or 8U-PO1003AO2, 
which is a single sided, non-plated-thru-hole board of .042" type GE 
laminate with 2 ounce copper, plus the following components, all with
 
clinched lead ends. 
3 

6 each Glass bodied diodes (axial leads)
 
5 each Composition resistors (axial leads)
 
3 each Molded capacitors
 
3 each Transistors (TO-18 cans)
 
Test Board Assembly 
Board finish was hydrosqueegeed solder, anl joints made with Sn 63 
solder. Staking of components to the board where applicable, was 
performed with Stycast 2850 OT (rigid epoxyj per MPS 12.A46. An 
boards were conformally coated with Hysol P022 urethane per MPS 12.45. 
Table I lists details of assembly variables. 
Test Board Component Mounting, Conformal Coating
 
Number t See ig. 1 See Fig. 2 
I Method A, C Type 1, Thick 
2 Method , C Type I, Thick 
3 Method B, 0 Type 11, Thin 
I Table I - Test Board Assembly Variables 
Iaibe
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5Testing Procedur'e 
Following assembly of test boards, a critical inspection of each board
 
was performed to establish basis for evaluation. 100% inspection was 
to 60 X to resolve questionable conditions) after 1,performed at 2CW (up 
32, 100s 151, and 200 temperature cycles. Temperature exposures consisted 
of cycling from -551'C. (-671F.) to + wcOPc. (+212 0DF.) in an air circulatingDuration
chamber. Soak time at each temperature extreme was 30 minutes. 

Tests were performed
of each full cycle was approximately three (3)hours. 

temperature chamber #2 located in the Environmental Testin Motorola 
C02 was used for cooling. Humidity was not controlled orFacility. 
recorded, but the equipment and procedure suggests it was a "dry"
 
environment.
 
Definitions of Joint Defects
 
The following definitions mere used as criteria for note taking and 
reporting during all inspection overations: 
- Evidence of movement by a change of texture (orangeStrain 

peel or dullness) in a logical pattern.
 
Crack - Incomplete separation, generally at heel of clinch,
 
could be at surface only in early stages.
 
Separation - Complete or apparently complete separation of
 
lead from board. May or may not have electrical continuity.
 
Test Results
 
Table II shows final visual inspection results. Note that all Joints 
were declared visually acceptable Pnd without strain prior to tests. 
Note also that no joint had progressed to "separation" during the 
test period. The absence of a number in the table indicates a l.k 
of activity for those joints at that time, Report of a crack may or 
may not have been reported as strain at an earlier inspection period. 
Inspection worksheets and other details are available in the Materials 
and Processes office. 
Inspection Resistors Transistors Capacitors Diodes 
STotal Cycles "Straint Crack Strain'Crack Strtain' Crack Strain Crack 
Test Board V 
No. 1 0 I 
15 i 2 5 3 2 
12 1 13 1i 
200 1 ~ 3 
15I
 
3 
Sun Sensor Power Supply Boards, Page 3 
Component Mounting Techniques 5/14/69Thermal Cycling and 
N 	 Inspection Resistors o Capacitors,_ Diodes Test BaroardIITotal Cycles Strain Crack Srain -Crack Strin C'rack Strain -Crack-
No. 2 0 
15 1 1 132 
 2 1100 
151 	 1 
1 __200 2 
Test Board I
 
No. 3 0 	 1 
15
 
I 	 32 10011151 1200 	 1 
Table II - Results of Thermal Cycling Inspection 
Conclusion 
1. 	 Detailed inspection of Board #3 shows a definite correlation between conformal 
coating thickness and the reported discrepancies. In particular, the 
single cracked joint had a heavier coating in the immediate vicinity, 
more like Type I of Figure 2. 
2. 	 Components should definitely include significant bend relief on 
the single sided board joint design if soldered with Sn 63. 
3. 	 Conformal coating for the power supply boards should be mixed and 
applied per MPS 12.Ah5 except for the followings 
a. 	 PC22 should be thinned with 30%by weight of toluene. 
b. 	Coating should be thin enough that bridging of leads to board 
and between adjacent components does not exist. 
c. 	Air dry coating 12 hours minimum before baking. 
4. It is recomended that assembly procedures used on Test Board #3 
plus added coating thinning procedures be used on production assemblies. 
Joe Clyne, Supervisor 
Materials And Processe/Ah 
Attachment 
"ransistor Capacitor 
.Method A Components mounted flush on boardsq,no bend relief in leads 
used on Test Board #1. 
-
I] 
rransistor Capacitor 
'Method B -Components staked to board with Stycast 28500T, large bend 
relief in lead - used on Test Boards #2 and #3. Sleeving 
used'over capacitor leads. 
Method C - Axial lead components with normal bend relief used on all 
test boarrds. 
FIGURE 1 - COMPONFNT MOUNTING WTHOD 
I.7
 
. ; '. -" .. 
Type I - Thick coating (brush coat without thinning), .010" nominal 
thickness on flat surface. Coating fills space between components, 
gap between 
#1 and #2. 
part leads and board filled. Used on Test Boards 
14 
.... 
Type I - Thin coating (brush coat) thinned with 30% by Weight of Toluene, 
.O" nominal thickness on flat surface. Coating is uniform 
thickness, covering completely, but not restraining part lead 
bend relief or adjacent part bodies. Used on Test Board *3. 
• FIGURE 2 
CONFOVA'L COATING VARIANCE 
(Shaded Areas Represent PC22 Conformal Coating) 
I 
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B, Wes Thatcher Dmatto: October 28, 1969 
To; Ken Eme Subject: Analysis, Project 3511/Sun Sensor. 
Tests on the Sun Sensor using qualification level vibration inputs have 
caused failures. Two screws are used to attach through the base of the unit into 
the electronics. Bosses provided for these screws failed in vibration. 
Subsequent brief studies indicate bending stresses induced by the elect­
ronics mass in an out of phase mode of vibration with respect to the top may be 
the cause of these failures. Three possible modifications were considered to 
reduce the stress in the bosses, they were; 1) addition of damping to reduce 
the out of phase excursions, 2) increasing the strength of the boss/base inner­
face, and 3) removing the screw. Sinusoidal vibration data on the response of 
the housing in conjunction with calculated responses to random vibration inputs 
indicate that removing the screws the best solution to the vibration problem. 
Analyses were used as one evaluation tool. The response levels of 
single-degree-of-freedom systems were calculated for two different random 
vibration inputs to the systems. One random vibration input was as defined by 
Motorola document 12-PO1030A, Figure 2, sheet 32. The end points of straight 
lines plotted on log-log paper that define this random input, and the calculated 
8. 5 g rms level for the curve are shown on Calculation Sheet 1. This input level 
is referred to as the high level random input. The second random input used was 
and 11. 9 g rms level corresponding to the points shown on Calculation Sheet 2. 
This input is referred to as the new random input. 
The single-degree-of-freedom response levels calculated for the two 
different random inputs are shown on Calcuation Sheets 3 through 6. Calculation 
sheets 3 and 4 show the response for maximum transmissibilities for 5 and 15 
respectively, when excited by the High Level Random Input; Calculation Sheets 
5 and 6 show the responses for the same two transmissibilities when excited 
by the New Level Random Input. All this data is summarized on Figures 1 and 2. 
Preliminary tests indicated that damping materials could not be used 
effectively. Space limitations restricted the amount of damping material that 
could be used to the point that it was ineffective. Test data was taken, therefore, 
to compare the unit response with and without the screws. Three points on the 
3 -2- * 
unit were instrumented to determine the acceleration loads. Location and direction 
of the acceleration responses measured are shown in Figure 3. Transmissibility 
data (acceleration out/drive acceleration) was'taken for a sinusoidal input swept 
from 90 to 2, 000 Hz at approximately 1 oct/min. The level was a constant 1.3 g, 
0 to peak. Test data for the three points monitored is given on Data Sheets 1 
through 8. Data Sheets 1and 2 show the response at the top of the case (this same 
point is the "base" of the electronics), and Data Sheets 3 and 4 show the response 
at the end of the cantilevered electronics unit, both along the X axis. Refer to 
Figure 2. Data Sheets 5 through 8 show the responses at equivalent points along 
the Y axis. The transmissibilities in decibels as shown on the data sheets can 
be converted to straight ratios using the conversion chart, Figure 4. 
The data indicates a case or housing resonance at 700 Hz along the X 
axis and at 850 Hz along the Y axis. In addition, there is a cantilever resonance 
of the electronics unit at 350 Hz in the X direction and 420 Hz in the Y direction. 
The special test data shown on Data Sheets 9 and 10 demonstrates the cantilever 
response mode. This data was taken by using the top of the housing as an input 
reference for acceleration and plotting the response of the cantilevered end of the 
electronics unit. It indicates a cantilever mode of vibration with one major 
response frequency. 
Using the single-degree-of-freedom response calculations as approxi­
mates of the actual response data, the random loads on the electronic unit can 
be predicted. Figure 1 shows a reduction in random response from 29 g rms to 
11 g rms in the X direction on the electronics as a result of removing the screws 
based on the High Level Random Input. Similar reductions can be shown for the 
other inputs and response point. 
Since removing the screws eliminates use of the boss that failed in vibra­
tion, and reduces random response levels into the electronics this is the solution 
recommended. The alternative, strengthing the bosses, could cause increased 
response loads in the electronic unit and induce component failures. 
Wes Thatcher, Senior Staff Engineer 
Structural Analysis Group 
Mechanical Engineering oratory
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